

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (currently amended) A semiconductor device, comprising:
  - a substrate;
  - an insulating layer formed on the substrate;
  - a first device formed on the insulating layer, including:
    - a first fin formed on the insulating layer, and
    - a first silicided gate formed over a portion of the first fin and including a first thickness of silicide material; and
  - a second device formed on the insulating layer, including:
    - a second fin formed on the insulating layer, and
    - a second silicided gate formed over a portion of the second fin and including a second thickness of silicide material different from the first thickness,

wherein

  - a threshold voltage of the second device varies about 200 millivolts to about 400 millivolts from a threshold voltage of the first device.

2. (original) The semiconductor device of claim 1, wherein the first device further includes:

a first dielectric layer formed between the first fin and the first silicided gate, and

wherein the second device further includes:

a second dielectric layer formed between the second fin and the second silicided gate.

3. (original) The semiconductor device of claim 1, wherein the first silicided gate is partially silicided and the first thickness ranges from about 100 Å to about 500 Å.

4. (original) The semiconductor device of claim 1, wherein the second silicided gate is fully silicided.

5. (original) The semiconductor device of claim 4, wherein the second thickness ranges from about 400 Å to about 1000 Å.

6. (original) The semiconductor device of claim 1, wherein the first device is an NMOS device and the second device is a PMOS device.

7. (original) The semiconductor device of claim 1, wherein the first device and the second device are included in a single circuit element.

8-13 (canceled)

14. (currently amended) A semiconductor device, comprising:

a substrate;

an insulating layer formed on the substrate;

a first device formed on the insulating layer, including:

a first fin formed on the insulating layer,

a first dielectric layer formed on the first fin, and

a partially silicided gate formed over a portion of the first fin and the first dielectric layer; and

a second device formed on the insulating layer, including:

a second fin formed on the insulating layer,

a second dielectric layer formed on the second fin, and

a fully silicided gate formed over a portion of the second fin and the second dielectric layer, wherein

a threshold voltage of the second device varies about 200 millivolts to about 400 millivolts from a threshold voltage of the first device.

15. (original) The semiconductor device of claim 14, wherein a silicided portion of the partially silicided gate has a thickness ranging from about 100 Å to about 500 Å.

16. (original) The semiconductor device of claim 14, wherein the fully silicided gate has a thickness ranging from about 400 Å to about 1000 Å.

17. (original) The semiconductor device of claim 14, wherein one of the first device and the second device is an NMOS device and another one of the first device and the second device is a PMOS device.

18. (original) The semiconductor device of claim 14, wherein the first fin and the second fin are electrically connected.

19. (original) The semiconductor device of claim 14, further comprising:  
a third device formed on the insulating layer, including:  
a third fin formed on the insulating layer,  
a third dielectric layer formed on the third fin, and  
a partially silicided gate formed over a portion of the third fin and the third dielectric layer, wherein  
a silicided portion of the partially silicided gate formed over the portion of the third fin and the third dielectric layer has a different thickness than a silicided portion of the partially silicided gate formed over the portion of the first fin and the first dielectric layer.

20 (canceled)

21. (new) The semiconductor device of claim 1, wherein:

a width of the first fin and the second fin ranges from about 10 Å to about 100 Å.

22. (new) The semiconductor device of claim 14, wherein:

a width of the first fin and the second fin ranges from about 10 Å to about 100 Å.

23. (new) The semiconductor device of claim 18, wherein a drain region of the first fin is electrically connected to a source region of the second fin.